INTRODUCTION

Various deterministic frequency pulse width modulation schemes have been recently proposed for three phase Voltage Source Inverters (VSI) (Lim et al., 2010). Essentially, most of the attempts adopt the sinusoidal pulse width modulation and space vector approach to solve the problem of higher dc bus utilization, lowest total harmonic distortion (Kim et al., 2009; Boopathi et al., 2012). These PWM schemes are using deterministic switching frequency causes discrete frequency harmonics, electromagnetic interference and acoustic noise. Two major causes of the audible acoustic noise problems are the motor structure and PWM schemes employed by the inverters. The audible switching noise problem can be minimized by increasing the switching frequency of the switching devices up to 20 kHz, but this type of increased switching frequency schemes evidences to highest switching losses of the inverter (Lim et al., 2010; Kim et al., 2009).

Any kind of modulation in PWM is either through the modification of the shape of the carrier and the shape of the reference. The pseudo random triangular carrier modulation schemes have been investigated (Lim et al., 2010; Kim et al., 2009), these PWM schemes are based on the use of non-deterministic random number have been proposed to generate random PWM waveforms for AC drives. When the randomness added into the PWM waveform, it causes the harmonic power to spread over the harmonic spectrum, so that there is no harmonic component has a significant magnitude (Hui et al., 1995). Inverted sine carrier has been discussed (Nandhakumar and Jeevananthan, 2007; Seyezhai and Mathur, 2009), as a part of carrier modification to improve the fundamental component in the inverter output.

In this study, it deals with the performance analysis of pulse width modulation schemes for three phase voltage source inverter through intermingling of multiple carriers. The carriers have been grouped based on their shape, one is triangle and another one is inverted sine. Each group having two carriers, triangle and inverted sine and its 90° shifted. So, four carriers have been employed and the selection is based on Pseudo Random Binary Sequence (PRBS) bits. This approach is based on the logical operation of several bits of a digital number and is commonly known as pseudo PWM code generator in communications. By first doing some logical operations on selected bits, a new bit value is obtained. By shifting the number by one bit with the new bit forming the most significant bit, a new number is then generated (Hui et al., 1995). Eight bit linear feedback shift register based PRBSs have been used. The combination of the triangle and sine carrier is leading to the new role of both harmonic power distribution and the fundamental improvements.

Field programmable Gate Arrays (FPGAs) have become one of the most popular implementation media for digital circuits and their preamble in 1984 (Gayathri and Chandorkar, 2008). The main difference from DSP
and microprocessor-based solutions is that FPGAs allow concurrent operation (simultaneous execution of all control procedures), enabling high performance and computational, making the implementation of intensive control methods feasible. The advent of FPGA technology has made many computational intensive PWM strategies in reality (Sreekanth and Moni, 2013). The proposed pulse generation scheme is designed by using very high speed integrated circuits hardware description language (VHDL) for the digital circuit implementation (Stephen et al., 2012). The crucial success of FPGAs is their programmability which allows any circuit to be instantly composed out by appropriate programming. The Three phase inverter is designed in MATLAB environment. With the use of HDL co-simulator tool box in MATLAB, three phase inverter switches capture the pulses generating from Modelsim FPGA simulator tool.

PROPOSED RANDOM PULSE GENERATION SCHEME

In the proposed random carrier system composed of four carrier generation each of same fixed frequency, two linear feedback shift registers and a 4×1 MUX in the digital implementation shown in Fig. 1. LFSRs are made up of XOR gates which are used to generate the two PRBS random pulses. LFSR tapping points are 4, 5, 6 and 8th bits are used to perform XOR gate operation. The initial value of the two registers are different to avoid, to get the same value of bits. These random pulses decide the resultant carrier by using a 4×1 mux, which is going to compare reference wave as shown in Table 1. The interaction points of the reference and carrier wave decides the switching frequency of the power switches.

Table 1: Carrier selection based on PRBS1 and PRBS2 signal

<table>
<thead>
<tr>
<th>PRBS1</th>
<th>PRBS2</th>
<th>Resultant carrier</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Triangle</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Sine</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>90° Shifted sine</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>90° Shifted triangle</td>
</tr>
</tbody>
</table>

3 kHz switching frequency have been selected because of the tradeoff between switching loss by the power device and harmonics impact of the output magnitude.

The digital implementation of the reference wave which is Third Harmonic Injected Sinusoidal PWM (THIPWM) generation have been focused to utilize very less FPGA resources with improved speed and power consumption. Figure 2 shows that the reference wave implementation circuit. In this implementation only 50 sine sampling data have been used to generate first quadrant sine reference wave. 2nd, 3rd and 4th quadrant reference waves are generating from first quadrant as per mathematical formulae (1), (2) and (3):

\[
\sin (90^\circ + \theta) = \sin 90^\circ - \sin \theta \\
\sin (180^\circ + \theta) = -\sin \theta \\
\sin (270^\circ + \theta) = -(\sin 90^\circ - \sin \theta)
\]

Sampling interval of the sine data retrieved from memory is 1.8°. Modulator reference signal \(V_{\text{ref}}\) have been generated as per Eq. (4):

\[
V_{\text{ref}} = Ma(sin\omega_m t + \left(\frac{1}{3}\right)sin3\omega_m t); \\
0 \leq \omega_m t \leq 2\pi
\]

For implementation, two multipliers and one adder have been used.

Fig. 1: Proposed random carrier generation
RESULTS AND DISCUSSION

Harmonic Spread Factor (HSF) is the performance evaluation indicator to investigate the acoustic noise of the PWM based induction motor drives (Lim et al., 2010; Boopathi et al., 2012). The concept of statistical deviation is employed for HSF calculation for evaluating the harmonic spread effect of the random PWM. The HSF can be defined as follows:

\[
\text{HSF} = \sqrt[\frac{1}{N}]\left(\frac{1}{N} \sum_{i=1}^{N} (H_i - H_0)^2\right)
\]

Fig. 2: Proposed reference wave generation

Table 2: Performance indices of conventional and proposed schemes

<table>
<thead>
<tr>
<th>Ma</th>
<th>Performance parameters</th>
<th>PWM Techniques</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>SPWM</td>
</tr>
<tr>
<td>0.2</td>
<td>Fundamental</td>
<td>37.76</td>
</tr>
<tr>
<td></td>
<td>THD</td>
<td>253</td>
</tr>
<tr>
<td></td>
<td>HSF</td>
<td>3.57</td>
</tr>
<tr>
<td>0.4</td>
<td>Fundamental</td>
<td>75.6</td>
</tr>
<tr>
<td></td>
<td>THD</td>
<td>163</td>
</tr>
<tr>
<td></td>
<td>HSF</td>
<td>4.79</td>
</tr>
<tr>
<td>0.6</td>
<td>Fundamental</td>
<td>113</td>
</tr>
<tr>
<td></td>
<td>THD</td>
<td>119</td>
</tr>
<tr>
<td></td>
<td>HSF</td>
<td>5.38</td>
</tr>
<tr>
<td>0.8</td>
<td>Fundamental</td>
<td>150.3</td>
</tr>
<tr>
<td></td>
<td>THD</td>
<td>93.6</td>
</tr>
<tr>
<td></td>
<td>HSF</td>
<td>5.49</td>
</tr>
<tr>
<td>1</td>
<td>Fundamental</td>
<td>188.6</td>
</tr>
<tr>
<td></td>
<td>THD</td>
<td>80.63</td>
</tr>
<tr>
<td></td>
<td>HSF</td>
<td>4.49</td>
</tr>
</tbody>
</table>

Table 3: Dominating harmonic order (D-H-O) and its amplitude for Ma = 0.8

<table>
<thead>
<tr>
<th>Conventional schemes</th>
<th>Proposed scheme</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPWM</td>
<td>Random triangle PWM</td>
</tr>
<tr>
<td>D-H-O</td>
<td>Va</td>
</tr>
<tr>
<td>58</td>
<td>45</td>
</tr>
<tr>
<td>62</td>
<td>42</td>
</tr>
<tr>
<td>119</td>
<td>61</td>
</tr>
<tr>
<td>121</td>
<td>51</td>
</tr>
</tbody>
</table>
Fig. 3: Line to line voltage spectrum from Ma = 0.2 to 1.0 (V$_{dc}$ = 220 V)
Fig. 4: Harmonic spread factor comparison of conventional and proposed scheme

\[ H_0 = \frac{\sum_{j > 1} H_j}{N - 1} \]  

(6)

where, ‘\(H_j\)’ is amplitude of jth harmonics, ‘\(H_0\)’ is average value of all ‘\(N\)’ harmonics. The HSF quantifies the harmonic spectra spread effect of random PWM scheme and it should be small. For an ideally flat spectrum of white noise, the HSF would be zero.

Proposed scheme have been simulated by using three phase voltage source inverter with 220 Vdc. Figure 3 shows that the line to line voltage spectrum of modulation index (Ma) from 0.2 to 1.0. The evaluation chart has been given for various modulation index (Ma) ranges from 0.2 to 1.0 shown in Table 2. In Table 3, gives the evaluation chart for Dominating Harmonic Order (D-H-O) and its amplitude value for Ma = 0.8. The peak amplitude of the dominating harmonic is 46.5 V, but its order is 120 (6 kHz), whereas peak magnitude order of the harmonic is 58 (2.9 kHz) in SPWM and 119 (5.95 kHz) in Two Triangle RPWM scheme.

Figure 4 and Table 2 and 3 clearly depicts that peak amplitude of the dominating harmonic is very less when compared with the conventional schemes.

**FPGA COMPATIBILITY**

The scheme has been design by using VHDL language for FPGA device environment. Modelsim based digital simulation results of carrier and reference wave generation are shown in Fig. 5 and 6. Resultant RPWM pulses are shown in Fig. 7 with Ma = 1.0 and \(f_s\) = 3 kHz. This has been synthesized by using Xilinx13.1 project navigator tool.XC3S500E FG320N4, 90 nm technology FPGA device has been selected for synthesis.

Interestingly, this multiple carrier PWM digital work has occupied only 26% of the slices of FPGA resources. 6 DSP based multipliers have been used to
generate the THIPWM shown in Table 4. 50 MHz
clock oscillator has been used for sequential circuits. A
Xilinx power estimator tool is used to estimate power
analysis. Device static power or quiescent power is a
function of process voltage and temperature. In this
study, static power dissipation is 78 mW. Dynamic
power dissipation is 30 mW. Total power dissipated by
FPGA device is 108 mW.

CONCLUSION

The mixed carrier with third harmonic injected
sinusoidal PWM scheme is presented. This digital
control pulse generation scheme is simple to design and
implement by FPGA device for three phase VSI.

Figure 4 shows that the critical performance
comparison of conventional and mixed carrier scheme.
Figure 3 and 4 clearly depicts that the significant
reduction of the harmonic spread factor which decides
the acoustic noise of the motor for the Modulation
index above 0.4 with the satisfactory performance
reduction of fundamental and total harmonic distortion.
This scheme is applicable in industries to provide
noiseless environment.

REFERENCES

Boopathi, R., P. Muthukumar, P. Melba Mary and S.
Jeevananthan, 2012. Investigations on harmonic
spreading effects of SVPWM switching patterns in
VSI fed AC drives. Proceeding of IEEE
International Conference on Advances in
Engineering, Science and Management (ICAESM,
Gayathri, N. and M.C. Chandorkar, 2008. Design and
implementation of FPGA based phase modulation
control for series resonant inverters. Sadhana,
Hui, S.Y.R., I. Oppermann, F. Pasalic and S.
Sathiakumar, 1995. Microprocessor-based random
PWM schemes for DC-AC power conversion.
Proceeding of 26th Annual IEEE Power
Electronics Specialists Conference (PESC ’95)
Record, pp: 307-312.