# Research Article <br> Circuit Design Residue Logarithmic Number System (RLNS) Using the One-Hot System 

${ }^{1}$ Davar Kheirandish Taleshmekaeil and ${ }^{2}$ Alireza Mousavi<br>${ }^{1}$ Young Researchers Club, Parsabad Moghan Branch, Islamic Azad University, Parsabad Moghan, Iran<br>${ }^{2}$ Young Researchers Club, Meshkin Shahr Branch, Islamic Azad University, Meshkin Shahr, Iran


#### Abstract

In this study, we proposed high speed adder and low power and secure for module set $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}, 2^{\mathrm{n}}+1\right\}$ where we have provided to achieve maximum speed circuits for addition and subtraction computational method called the One-hot has been used where the delayed implementation using this method is that the size of a transistor in comparison with other previous implementations has improved dramatically. Another benefit of One-hot having a simple structure and regular implementation of the minimum power dissipation is the use of the Residue Logarithmic Number System arithmetic circuit with a balance can be very useful.


Keywords: Logarithmic number system, one-hot residue logarithmic number system, one-hot residue number system, one-hot system, residue number system

## INTRODUCTION

Representation of numbers plays an important role in VLSI systems design. Considering high amount of mathematic operations in processors, there is a need for techniques that increase processing speed and decrease power consumption. One of designing methods for integrated circuit systems with high speed and low power consumption is application of One-hot coding. Using this method in a Residue Logarithmic Number System circuitry will be increases the speed and reduced power consumption.

Labafniya et al. (2010), has proposed a new circuits for one hot residue addition and subtraction using one barrel shifter structure. The proposed circuits have reduced amount of hardware and are able to generate the addition and subtraction results simultaneously.

Arnold (2005) has reported a new implementation of adders for the RLNS using combination of LNS and RNS to improve speed and memory efficiency and addition algorithm.

In Farshidi et al. (2010), new adders for modulo (rn1) with improvements power consumption are proposed. The authors have reached a significant reduction of applied transistors by scarifying the speed of the circuit and increasing the delay to 4 times the conventional OHR adders.

Hosseinzadeh et al. (2007) has proposed a novel design of an OHRNS-based adder circuit. This circuit has improved the number of transistors and power consumption. In this study, design of adder for
logarithmic residue number system used for fast arithmetic computation with general module set $\left\{2^{\mathrm{n}}-1\right.$, $\left.2^{n}, 2^{n}+1\right\}$ for one hot coding are presented.

## NUMBER SYSTEM REPRESENTATION

Residue Number System (RNS): Residue Numbers System is a non-weight number system and one of its properties is limited distribution of carry numbers between modules in calculations. This system performs calculations on residue numbers simultaneously instead of a large number that considerably increases calculation speed and decreases power consumption. Residue Numbers System is used more in operators with repeated addition, subtraction and multiplies operations. Some of these applications include Digital Signals Processing, Digital Image Processing, Digital Filtering and etc. Application of this system causes increasing of calculation speed, decreasing of hardware circuit complexity and chip area and also good implementation of VLSI circuits (Burgess, 2003).

Residue Numbers System based on module sets is defined as $\mathrm{m}_{\mathrm{i}}, \mathrm{i}=1,2 \ldots \mathrm{n}$ which relatively prime numbers, that is:

$$
\begin{equation*}
G C D\left(m_{i}, m_{j}\right)=1 \quad, \quad \mathbf{i} \neq \mathbf{j} \tag{1}
\end{equation*}
$$

And decimal value of $x$ in non-weight system of residue numbers is shown as following:

[^0]\[

$$
\begin{align*}
& X=\left(x_{1}, x_{2}, \ldots, x_{n}\right), \quad x_{i}=X \bmod \mathrm{~m}_{\mathrm{i}} \\
& \exists \mathrm{q} \Rightarrow \mathrm{X}=\mathrm{q}_{\mathrm{i}} \cdot \mathrm{~m}_{\mathrm{i}}+\mathrm{x}_{\mathrm{i}} \quad \text { where } \mathrm{i}=1,2, \ldots, \mathrm{~N} \tag{2}
\end{align*}
$$
\]

where, $\mathrm{x}_{\mathrm{i}}$ obtains from remainder of division X by $\mathrm{m}_{\mathrm{i}}$.
$\mathrm{M}=\prod_{i=1}^{n} m_{i}$ is dynamic range of this number in this system and $x$ can be shown in this system as $X=$ $\left(x_{1}, x_{2}, \ldots, x_{n}\right)$ with the original form of that is a unique value for each integer and also $\alpha$ in $X \in[\alpha, M+\alpha)$ is a unique integer number (Taleshmekaeil and Mousavi, 2010; Jassbi et al., 2010).

Calculation operation in Residue Numbers System classified in simple and difficult operations groups. Addition, subtraction and multiply are among simple operation group while sign detection and value comparison are among difficult operation group (Mousavi and Taleshmekaeil, 2010).

Simple operations in Residue Numbers System are as following:

$$
\begin{aligned}
& X=\left(x_{1}, x_{2}, \ldots, x_{n}\right), Y=\left(y_{1}, y_{2}, \ldots, y_{n}\right) \\
& |X \circ Y|_{M}=\left(\left|x_{1} \mathrm{O} y_{1}\right|_{m_{1}},\left|x_{2} \mathrm{O} y_{2}\right|_{m_{2}}, \ldots,\left|x_{n} \mathrm{O} y_{n}\right|_{m_{n}}\right)
\end{aligned}
$$

where, O can be addition, subtraction and multiply (Taleshmekaeil and Mousavi, 2010; Hosseinzadeh et al., 2007).

Chinese Remainder Theorem (CRT) is used for transfer of Residue Numbers System to weight system. Chinese Residue System is defined as:

$$
\begin{align*}
& X=\left\langle\sum_{i=1}^{n}\left(x_{i} N_{i}\right)_{m_{i}} * M_{i}\right\rangle_{M}, M=\prod_{i=1}^{n} m_{i}, \quad \mathrm{M}_{\mathrm{i}}=\frac{M}{m_{i}} \\
& N_{i}=\left\langle M_{i}^{-1}\right\rangle_{m_{i}}, \quad \mathrm{i}=1,2, \ldots, \mathrm{n} \tag{4}
\end{align*}
$$

Logarithmic Number System (LNS): On the other hand Logarithmic Numbers System is considered as an efficient way for representation of numbers in VLSI processors. And major advantage of Logarithmic Numbers System is simple method of operations like multiply, division, root, power and sign detection that is taken from inherent characteristic of logarithm. On the other hand performing of operations such as addition, subtraction and shift to right and left be too difficult in this system. These characteristics make Logarithmic Numbers System appropriate for calculations that need not high accuracy and also operations that more ratio of multiply operations than divide operations (Arnold et al., 2003; Lee and Burgess, 2003).

In Logarithmic Numbers System, $x$ number represents through x logarithm:

$$
X \xrightarrow{L N S}\left\{s, x=\log _{b}(|X|)\right\}, \text { s sign is }=\left\{\begin{array}{ll}
0 & \text { if } \mathrm{X}>0 \\
1 & \text { if } \mathrm{X}<0
\end{array}(5)\right.
$$

$b$ is logarithmic base of number $x$ that in binary number systems equals two. Variables with capital letters in this system show the real values and corresponding variables with small letters are integers shown based on rules of Logarithmic Numbers System and Residue Numbers System. This rule and logarithmic properties lead to simplification of multiply, divide power and root operations. These operations in the system are as following:

$$
\begin{array}{lll}
\text { Multiply: } & Z=X Y=b^{\mathrm{x}} b^{y}=b^{x+y} & , z=\log _{b} Z=x+y \\
\text { Divide: } & Z=\frac{X}{Y}=\frac{b^{x}}{b^{y}}=b^{x-y} & , z=x-y \\
\text { Root: } & Z=\sqrt[m]{X}=\sqrt[m]{b^{x}}=b^{\frac{x}{m}} & , z=\frac{x}{m}, m, \text { ineger } \\
\text { Power: } & Z=X^{m}=\left(b^{x}\right)^{m} & , z=m x, m, \text { ineger } \tag{6}
\end{array}
$$

On the other hand in Logarithmic Numbers System, addition and subtraction operations become complicated and calculate as following:

$$
\begin{align*}
& \log _{b}(|X|+|Y|)=x+s_{b}(z) \\
& \log _{b}(| | X|-|Y||)=x+d_{b}(z) \tag{7}
\end{align*}
$$

where, $z=y-x$ subtraction logarithm of operands. Addition functions of $\mathrm{s}_{\mathrm{b}}(\mathrm{z})$ and subtraction functions of $\mathrm{d}_{\mathrm{b}}(\mathrm{z})$ according to Gaussian addition logarithm are calculated as following:

$$
\begin{align*}
& s_{b}(z)=\log _{b}\left(1+b^{z}\right) \\
& d_{b}(z)=\log _{b}\left(1-b^{z}\right) \tag{8}
\end{align*}
$$

Residue Logarithmic Number System (RLNS): Combination of Logarithmic Number System and Residue Numbers System with mentioned characteristics can be useful. The rapid multiplication and division operations make this system suitable for applications with low accuracy and high operation capability. But these applications are dependent on simplicity of performed hardware, low power consumption, high speed of processing circuit operations (Arnold, 2005; Mousavi and Taleshmekaeil, 2010).

In Residue Logarithmic Numbers System, x integer indicates through integer set of $\left\{\mathrm{m}_{0}, \ldots, \mathrm{~m}_{\mathrm{n}}\right\}$ :

$$
\begin{equation*}
\hat{x}_{i}=x \bmod m_{\mathrm{i}} \quad, \mathrm{i}=0,1, \ldots, \mathrm{n} \tag{9}
\end{equation*}
$$

where, the result of multiply calculation of $\mathrm{Z}_{\mathrm{mul}}=\mathrm{X} * \mathrm{Y}$ and divide calculations of $\mathrm{Z}_{\mathrm{div}}=\mathrm{X} / \mathrm{Y}$ is as following:

$$
\begin{array}{ll}
\text { for multiply: } & \bar{z}_{i}=\left(\hat{x}_{i}+\hat{y}_{i}\right) \bmod m_{\mathrm{i}} \\
\text { for division: } & \bar{z}_{i}=\left(\hat{x}_{i}-\hat{y}_{i}\right) \bmod m_{\mathrm{i}} \\
q_{S}=x_{S} \oplus y_{\mathrm{S}} & \tag{10}
\end{array}
$$

where, $\mathrm{q}_{\mathrm{s}}$ shows obtained sign and $\mathrm{m}_{\mathrm{i}}$ equals selected module set in Residue Numbers System.

Addition operations in Logarithmic Residue Numbers System for two real values of X and Y and for production of $\mathrm{T}=\mathrm{X}+\mathrm{Y}$ by using the relation:

$$
\begin{equation*}
T=Y\left(1+\frac{X}{Y}\right)=X+Y \tag{11}
\end{equation*}
$$

Includes 3 steps:

- Division and obtaining $\mathrm{Z}, \mathrm{Z}=\mathrm{X} / \mathrm{Y}$.
- Obtaining W, W = $1+\mathrm{Z}$.
- Obtaining summation value of T, T = Y.W.

Corresponding values in Logarithmic Numbers System are shown by small letters of $x, w, y, t$ and their real values are shown by capital letters of $\mathrm{X}, \mathrm{W}, \mathrm{Y}, \mathrm{T}$.

Divide operation for first step in Residue Logarithmic Numbers System is done through a subtraction integer circuit as following:

$$
\begin{equation*}
\hat{\mathrm{z}}_{\mathrm{i}}=\left(\hat{x}_{i}-\hat{y}_{i}\right) \bmod m_{\mathrm{i}} \tag{12}
\end{equation*}
$$

In the second step addition and subtraction functions of Logarithmic Residue Numbers System calculate as following:

$$
w= \begin{cases}s_{b}(z) & \text { if } \mathrm{x}_{\mathrm{s}}=y_{s}  \tag{13}\\ d_{b}(z) & \text { if } \mathrm{x}_{\mathrm{s}} \neq \mathrm{y}_{\mathrm{s}}\end{cases}
$$

| Table1: Decimal, binary and one hot residue module $\mathrm{m}_{\mathrm{i}}$ |  |  |
| :--- | :--- | :--- |
| Decimal | Binary | One-hot |
| 0 | $000 \ldots 0$ | $1000 \ldots 0$ |
| 1 | $000 \ldots 01$ | $0100 \ldots 0$ |
| 2 | $000 \ldots 10$ | $0010 \ldots 0$ |
| . | $\cdot$ | $\cdot$ |
| - | - | $\cdot$ |
| - | $000 \ldots 01$ | $0000 \ldots 1$ |
| $\mathrm{~m}^{\mathrm{i}}-1$ |  |  |

If $w$ and $x$ have any sign, positive and, then they have the same sign as z .

In the third step summation of Logarithmic Residue Number System calculates as following:

$$
\begin{equation*}
\hat{t}_{i}=\left(\hat{y}_{\mathrm{i}}+\hat{w}_{\mathrm{i}}\right) \bmod m_{\mathrm{i}} \quad \operatorname{sign}=\mathrm{y}_{\mathrm{S}} \oplus w_{S} \tag{14}
\end{equation*}
$$

One-Hot Residue Number System (OHRNS): One method of increasing the speed in the arithmetic operation, using the One-hot coding. We use for the representation number in the module mi of the m signals in the system when any moment only one signal is active and the rest of the signal is disabled and any active signals that indicate the remaining in the corresponding is module.

For the representation value number in this system, module remaining is from zero to $\mathrm{m}_{\mathrm{i}}-1$. Residue Numeral System circuit's implementation with One-hot having a regular structure are simple. Implementation of addition circuits remaining by the One-hot is done in rotating shifts (Hosseinzadeh et al., 2007; Labafniya et al., 2010). Representation number of decimal, binary and one hot residue module $\mathrm{m}_{\mathrm{i}}$ is shown in Table 1.

One-hot addition structure for mi module: The input data structure (first data) as input value (second data) is shifted and the output is shown. This delay circuit is the size of a transistor Fig 1.

To operation addition such as the subtraction operation is just the input data (first data) the size of the shift value (data second) shift will be reverse (Jassbi et al., 2007; Farshidi et al., 2010).

Of problems in implementation this type of circuit with a One-hot for implement large module because the number of transistors in this structure rises to power. So for large module are not recommended. In order to module set $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$ by putting value $\mathrm{n}=2$ to module set of $\{3,4,5\}$ that reached to implement this system is appropriate.

Proposed scheme for addition and subtraction in rlns: Proposed circuit for addition and subtraction operations in Residue logarithmic number system a One-hot may include a separate form is provided.

Direct transfer in module set $\left\{\mathbf{2}^{\mathbf{n}} \mathbf{- 1}, \mathbf{2}^{\mathbf{n}}, \mathbf{2}^{\mathbf{n}}+\mathbf{1}\right\}$ : Direct transfer method in module set $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}, 2^{\mathrm{n}}+1\right\}$ for transfer of binary numbers system to Residue Numbers System is very simple and appropriate for efficient performance:

$$
\begin{equation*}
X=x_{3 n-1} x_{3 n-2} \ldots x_{2 n} x_{2 n-1} \ldots \ldots x_{n} x_{n-1} \ldots \ldots x_{0} \tag{15}
\end{equation*}
$$


(a)

(b)

(c)

Fig. 1: a) Block diagram of the one hot adder b) Addition position for module four c) Internal structure of the One-hot adder circuit for a module of $\mathrm{m}_{\mathrm{i}}$.

Binary number of x divides in to 3 n bit parts of B 1 , B2 and B3:

$$
\begin{align*}
& B_{1}=\sum_{j=2 n}^{3 n-1} x_{j} 2^{j-2 n}, B_{2}=\sum_{j=n}^{2 n-1} x_{j} 2^{j-n}, B_{3}=\sum_{j=0}^{n-1} x_{j} 2^{j} \\
& X=B_{1} 2^{2 n}+B_{2} 2^{n}+B_{3} \tag{16}
\end{align*}
$$

Now we can obtain $r_{i}$ residue numbers as following:


Fig. 2: Direct transfer circuit for module set $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}, 2^{\mathrm{n}}+1\right\}$

$$
\begin{align*}
& r_{1}=|B 1+B 2+B 3|_{2^{n}+1}  \tag{17}\\
& r_{2}=B_{3}, \quad r_{3}=|B 1+B 2+B 3|_{2^{n}-1}
\end{align*}
$$

Direct transfer circuit for module set $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}\right.$, $\left.2^{\mathrm{n}}+1\right\}$ is shown in Fig. 2.

Modified Chinese Remainder Theorem (MCRT): In Converters of $R / B$, we can use modified Chinese Remainder Theorem in which conventional CRT, M dynamic range for large scales, has less efficiency for performance. So we can use modified CRT with decreased module set which decrease dynamic range of M- $\prod_{i-1}^{i-n} m_{i}$ in conventional CRT in to dynamic range of M- $\prod_{i-2}^{i-n} m_{i}$ which in turn causes increasing of speed and efficiency and decreasing of power consumption:

$$
\begin{gather*}
X=x_{1}+p_{1}\left|\sum_{i=1}^{m} w_{i} x_{i}^{\prime}\right|_{p_{2} \ldots p_{m}} \\
\text { where } \mathrm{m}>1, \mathrm{w}_{1}=\frac{N_{1}\left|N_{1}^{-1}\right|_{p_{1}}-1}{p_{1}}, \mathrm{w}_{\mathrm{i}}=\frac{N_{i}}{p_{1}} \text {, for } \mathrm{i}=2,3, \ldots, \mathrm{~m} \text {, } \\
x_{1}^{\prime}=x_{1} \quad \text { and } \mathrm{x}_{\mathrm{i}}^{\prime}=\left|N_{i}^{-1} x_{i}\right|_{p_{i}} \text {, for } \mathrm{i}=2,3, \ldots, \mathrm{~m}  \tag{18}\\
\\
\hline
\end{gather*}
$$

Fig. 3: Internal structure of the one-hot adder circuit for module 5


Fig. 4: Proposed hardware for addition and subtraction in RLNS

Addition circuit in logarithmic residue number system for module set of $\left\{2^{\mathbf{n}}-1,2^{\text {n }}, 2^{\mathbf{n}}+\mathbf{1}\right\}$ : After receiving integer numerical values of X and Y and by transferring them in logarithmic system representation with b base we can obtain x and y values. These values change in to ( $\hat{x} 1, \hat{x} 2, \hat{x} 3$ ) and ( $\hat{y} 1, \hat{y} 2, \hat{y} 3$ ) residues in module $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}, 2^{\mathrm{n}}+1\right\}$ through direct transfer. Then ( $\hat{z} 1, \hat{z} 2, \hat{z} 3$ ) values calculate by using One-hot residue subtraction in mentioned module.

In this Part for subtraction of a One-hot should be a separate three circuit for the module by $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$ implement that by putting value $\mathrm{n}=2$ to module set is $\{3,4,5\}$. Operations must subtract input data the size of the second shift will data reverse. Internal structure of the One-hot adder circuit for module 5 is shown in Fig. 3.

Using by modified Chinese Remainder Theorem change to logarithmic value of $z$ and by calculating addition $\mathrm{s}_{\mathrm{b}}(\mathrm{z})$ and subtraction $\mathrm{d}_{\mathrm{b}}(\mathrm{z})$ function values in a parallel way we can obtain w. Addition or subtraction function is selected through z sign of bit. Next obtained values of ( $\widehat{w} 1, \widehat{w} 2, \widehat{w} 3$ ) by direct transfer and by one-hot residue adder are summed with ( $\hat{y} 1, \hat{y} 2, \hat{y} 3$ ) and we obtain ( $\hat{t} 1, \hat{t} 2, \hat{t} 3$ ). After obtaining the value of ( $\hat{t} 1, \hat{t} 2, \hat{t} 3$ ) through mentioned one-hot residue adder, finally, we can obtain $t$ value by using modified Chinese Reminder Theorem.

But the use of techniques such as the CSA adder and subtract supplied by a parallel form can be useful but has a large overhead in delay and power consumption while the circuit delays in implementing the One-hot is a transistor. Results of the speed of your One-hot circuits are much faster and also because this circuit by changing two lines maximum input signal is changed as a result of the dissipation power is minimal.

This set of operations in the form of a simple hardware implementation, is presented in Fig. 4.

Security: Representation of used values in OHRLNS by one-hot coding for module are used as a bite encoded group with special order and calculation or processing operations are performed on these values in a coded manner and unauthorized hearer is not allowed to use it in one-hot coding is not aware of it, so he cannot use it at all.

Therefore in using OHRLNS is only sufficient to have a special module for having security in all intermediate and low levels and there is no need to increase number of used bits for encoding values.

## COMPARISON AND CONCLUSION

Considering that the calculation of addition and subtraction in the Logarithmic Number System is difficult, many studies to increase speed and reduce power consumption in the system have been conducted.

In this study, we first Logarithmic Residue Number Systems and One-hot coding examined and logarithmic numbers to offer new system remains One-hot System spent.

Considering that One-hot Residue Number System having only one transistor delay in each operation is processing them so arithmetic operations will perform faster and because a signal is active only in its demonstration system, the minimum power consumption and also very simple and regular structure for the module set is optional. All this advantage makes the one-hot coding in the circuit implementation

Table 2: Systems proposition compare numbers with previous designs

|  | Implementation structure | Delay | Speed computations | Power consumption |
| :--- | :--- | :--- | :--- | :--- |
| RLNS | Usual | Greater (maximum value of bits selected module) | Usual | Usual |
| OHRLNS | Simple and regular | Minimum (only one transistor) | Top | Minimum |

Residue Logarithmic Number System that is creating a new system should be used. Table 2 Comparison between the One-hot Residue Logarithmic Number System with other numerical systems been shown that this system than other systems Numerical computing with fast and less power consumption than other systems is numerically And also has a regular structure and simple hardware circuits to implement it.

## REFERENCES

Arnold, M.G., 2005. The residue logarithmic number system: Theory and implementation. 17th IEEE Symposium on Computer Arithmetic, ARITH-17, pp: 196-205, 27-29.
Arnold, M.G., J. Garcia and M. Schulte, 2003. The interval logarithmic number system. 16th IEEE Symposium Computer Arithmetic, Santiago de Compo Stella, Spain, pp: 253-261.
Burgess, N., 2003. Scaling an RNS number using the core function. 16th IEEE Symposium Computer Arithmetic, Santiago de Compo Stella, pp: 262-271.
Farshidi, R., A.H. Zadnavin and E. Gholami, 2010. A novel multiple valued logic OHRNS adder circuit for modulo ( $\mathrm{r}^{\mathrm{n}}-1$ ). The 4th International Conference on Advanced Engineering Computing and Applications in Sciences, ADVCOMP, pp: 166-170.
Hosseinzadeh, M., S.J. Jassbi and K. Navi, 2007. A novel multiple valued logic OHRNS modulo $\mathrm{r}^{\mathrm{n}}$ adder circuit. Proceedings of World Academy of Science, Engineering and Technology, 25: 128-132.

Jassbi, S.J., M. Hosseinzadeh, S. Gorgin and K. Navi, 2007. One-Hot Multi-Level Residue Number System. IEEE EWDTS, Yerevan, pp: 733-738.
Jassbi, S.J., K. Navi and A. Khademzadeh, 2010. An optimum moduli set in residue number system. Int. Math. Forum, 5(59): 2911-2918.
Labafniya, M. and M. Eshghi, 2010. An efficient adder/subtracter circuit for one-hot residue number system. International Conference on Electronic Devices Systems and Applications (ICEDSA), pp: 121-124, 11-14.
Lee, B. and N. Burgess, 2003. A dual-path logarithmic number system addition/subtraction scheme for FPGA. 13th International Conference on Field Prog. Logic App., Lisbon, 2778: 808-817.
Mousavi, A. and D.K. Taleshmekaeil, 2010. Pipelined residue logarithmic numbers system for general modules set $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$. 5th International Conference on Computer Sciences and Convergence Information Technology (ICCIT), pp: 699-703.
Taleshmekaeil, D.K. and A. Mousavi, 2010. The use of residue number system for improving the digital image processing. IEEE 10th International Conference on Signal Processing (ICSP), pp: 775780, 24-28.


[^0]:    Corresponding Author: Davar Kheirandish Taleshmekaeil, Young Researchers Club, Parsabad Moghan Branch, Islamic Azad University, Parsabad Moghan, Iran
    This work is licensed under a Creative Commons Attribution 4.0 International License (URL: http://creativecommons.org/licenses/by/4.0/).

