Abstract

Noc architecture performs better comparing to bus based when the number of processors is small. On the other hand bus based performs better than noc when number of the processors is large. This leads to new architecture which is hybrid bus based architecture where each node is packet switched in a mesh network of noc architecture that contains bus based system with small number of processors. Few results showed that this hybrid architecture performs optimally better than either purely noc based or purely bus based architecture. Hybrid architecture contains a processor connected to the bus, the bus in turn connected to the router. Each processor contains a private Level 1 (L1) cache. When hybrid architecture is preferable, the optimal number of processors on each bus subsystem varies based on the application. Hence the proposed architecture allows scalable bus-based multiprocessor subsystems on each node in the NoC. This system provides a multi-bus execution environment where each processor is connected to a bus and the bus-based subsystems communicate via routers connected in a mesh-style configuration. The system can be reconfigured to vary the number of bus subsystems and the number of processors on each subsystem. This architecture provides reliability and adaptability and reduces the network delays. Implementing and presenting the details of architecture and experimental results using ns2 indicating the advantages of this architecture.

Keywords:

Hybrid architecture, internet protocol, multi-core, network-on-chip, reconfigurable architecture, topology,

References

1. Agarwal, A. and M. Levy, 2007. The kill rule for multicore. Proceeding of the 44th ACM/IEEE Design Automation Conference (DAC'07), pp: 750-753.
   CrossRef    
2. Avakian, A., J. Nafziger, A. Panda and R. Vemuri, 2010. A reconfigurable architecture for multicore systems. Proceeding of the IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW, 2010), pp: 1-8.
   CrossRef    
3. Bourduas, S. and Z. Zilic, 2007. A hybrid ring/mesh interconnect for network-on-chip using hierarchical rings for global routing. Proceeding of the 1st International Symposium on Networks on-Chip (NOCS’07), pp: 195-204.
   CrossRef    
4. Breslau, L., D. Estrin, K. Fall, S. Floyd, J. Heidemann, A. Helmy et al., 2000. Advances in network simulation. Computers, 33(5): 59-67.
   CrossRef    
5. Göktürk, E., 2006. Design of a higher level architecture for network simulators. Proceedings of the 20th European Conference on Modelling and Simulation (ECMS, 2006).
   CrossRef    
6. Grover, S., A. Dhanotia and G.T. Byrd, 2011. A canonical multicore architecture for network routers. Proceeding of the ACM/IEEE 7th Symposium on Architectures for Networking and Communications Systems, pp: 134-144.
   CrossRef    
7. Jim, H., B. Jerry and K. Sean, 2006. From a Few Cores to Many: A Tera-scale Computing Research Overview. White Paper at Intel 2006, (Online).
   
8. Kumar, S., A. Jantsch, J.P. Soininen, M. Forsell, M. Millberg et al., 2002. A network on chip architecture and design methodology. Proceeding of the IEEE Computer Society Annual Symposium on VLSI, pp: 105-112.
   CrossRef    
9. Reddy, T.N.K., A.K. Swain, J.K. Singh and K.K. Mahapatra, 2014. Performance assessment of different network-on-chip topologies. Proceeding of the International Conference on Devices, Circuits and Systems (ICDCS'14). Coimbatore, pp: 1-5.
   
10. Seungju, L., Y. Masao and T. Nozomu, 2012. A locality-aware hybrid NoC configuration algorithm utilizing the communication volume among IP cores. IEICE T. Fund. Electr., E95-A(9): 1538-1549.
    CrossRef    
11. Venkata Vara Prasad, D. and D. Maddineni, 2013. Optimizing the processor utilization of the hybrid architecture in multicore systems. Proceeding of the International Conference on Computational Intelligence and Engineering Applications, Interscience Research Network.
    
12. Wang, Y., S. Chen, K. Zhang, H. Chen and X. Chen, 2012. Architecture design trade-offs among VLIW SIMD and multi-core schemes. Proceeding of the IEEE 26th International Parallel and Distributed Processing Symposium Workshops and PhD Forum (IPDPSW), pp: 1649-1658.
    CrossRef    
13. Zhang, L.L., L. Dong-Sheng and Y. Ai-Xia, 2011. A static routing algorithm based on the 3D mesh structure [J]. Comput. Eng. Sci., 11(2011): 016.
    

Competing interests

The authors have no competing interests.

Open Access Policy

This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Copyright

The authors have no competing interests.