Abstract

The Enhanced Adaptive Logic Module for High Performance Field Programmable Gate Array Architecture has been designed to increase the speed and reduces the device utilization of FPGA Architecture. The existing altera based adaptive logic module has eight input critical path look up tables. That means six inputs are given directly to the one Lookup table and two inputs are given to the other LUT by shorting any two from the first LUT of that six inputs. So that the delays has been increased. The proposed EALM has 8 fracturable direct input LUT, so eight input logic function can be implement by using this module with high speed than the altera based ALM. In this method only one LUT is used and it produces single output. Thus there is no need of carry logic, so that the area has been reduced and increases the speed. And FPGA architecture is formed by combining four adaptive logic modules using programmable interconnect array. Enhanced adaptive logic module is introduced in that architecture instead of adaptive logic module and the performance is analyzed. The adaptive logic modules and enhanced adaptive logic modules of field programmable gate array architecture has been designed and simulated by using Xilinx ISE 12.1.

Keywords:

Adaptive logic module, enhanced adaptive logic module, field programmable gate array, lookup table, programmable interconnect array,

References

1. Chen, D., J. Cong and P. Pan, 2006. FPGA design automation: A survey. Found. Trends Electr. Design Automat., 1(3): 195-330.
   CrossRef    
2. Chong, Y.J. and S. Parameswaran, 2009. Flexible multi-mode embedded floating-point unit for field programmable gate arrays. Proceeding of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'09), pp: 171-180.
   CrossRef    PMid:19951337    
3. David, B.T., 2013. The LUT-SR family of uniform random number generators for FPGA architectures. IEEE T. VLSI Syst., 21(4).
   
4. Dugganapally, I.P., W.K. Al-Assadi, T. Tammina and S. Smith, 2008. Design and implementation of FPGA configuration logic block using asynchronous static NCL. Proceeding of the IEEE Region 5 Conference, Kansas City, MO, pp: 1-6.
   CrossRef    
5. Farooq, U., Z. Marrakchi and H. Mehrez, 2012. Tree-based Heterogeneous FPGA Architectures: Application Specific Exploration and Optimization. Springer, New York.
   CrossRef    
6. Ho, C.H., C.W. Yu, P.H.W. Leong, W. Luk and S.J.E. Wilton, 2009. Floating-point FPGA: Architecture and modeling. IEEE T. VLSI Syst., 17(2): 1709-1718.
   
7. Ian, K., T. Russell and R. Jonathan, 2008. FPGA architecture: Survey and challenges. Found. Trends Electr. Design Automat., 2(2): 135-253.
   
8. Jason, H.A. and W. Qiang, 2011. Area-efficient FPGA logic elements: Architecture and synthesis. Proceeding of the 16th Asia and South Pacific Design Automation Conference (ASP-DAC, 2011). Yokohama, pp: 369-375.
   
9. Lakys, Y., W. Zhao, J. Klein and C. Chappert, 2012. MRAM crossbar based configurable logic block. Proceeding of the IEEE International Symposium on, Circuits and Systems (ISCAS, 2012), pp: 2945-2948.
   CrossRef    

Competing interests

The authors have no competing interests.

Open Access Policy

This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Copyright

The authors have no competing interests.