Home            Contact us            FAQs
    
      Journal Home      |      Aim & Scope     |     Author(s) Information      |      Editorial Board      |      MSP Download Statistics

     Research Journal of Applied Sciences, Engineering and Technology


Design of Optimized Low Power and Area Efficient Digital FIR Filter using Modified Group Structures based Square Root Carry Select Adder

1S. Murugeswari and 2S. Kaja Mohideen
1Sri Ramanujar Engineering College
2B. S. Abdur Rahman University, Chennai, India
Research Journal of Applied Sciences, Engineering and Technology  2015  2:84-90
http://dx.doi.org/10.19026/rjaset.9.1381  |  © The Author(s) 2015
Received: August ‎01, ‎2014  |  Accepted: ‎September ‎22, ‎2014  |  Published: January 15, 2015

Abstract

In Digital Signal Processing, Finite Impulse Response (FIR) filter is mostly used for communications and radar applications. The Performance of FIR filter depends on Multiplier and adder circuits used in filter. To reduce the dynamic power consumption and chip size, different multiplier and adder combinations are used in order to improve the overall performance of FIR filter. The Low Power Modified Square Root Carry Select Adder (M-SQRT CSLA) is presented in this study by introducing half adders instead of full adders. The proposed M-SQRT CSLA has been designed to reduce dynamic power consumption. Hence the modified SQRT CSLA is applied into Wallace multiplier for addition process after the partial product generation stage. MAC unit of the Digital FIR filter is designed by using modified Wallace multipliers and M-SQRT CSLA. Further the Group 2, Group 3; Group 4 and Group5 structures of SQRT CSLA were constructed using half adders only. Comparison between proposed SQRT CSLA and Modified Carry Save Adder (MCSA) has been done with reference to the Area, Power and Delay. It is proved that the proposed SQRT CSLA consumes less area and power than all other methods. Simulation is performed by Modelsim6.3c and Synthesis process is done by Xilinx 10.1. The simulation result shows that digital filter with proposed SQRT CSLA occupies less area and consumes low power.

Keywords:

Digital FIR filter , DSP , MAC unit , MCSA , Modified SQRT CSLA,


References


  1. He, Y., C.H. Chang and J. Gu, 2005. An area-efficient 64-bit square root carry-select adder for low power application. Proceeding of IEEE International Symposium on Circuits System, 4: 4082-4085.
  2. Kim, Y. and L.S. Kim, 2001. 64-bit carry-select adder with reduced area. Electron. Lett., 37(10): 614-615.
    CrossRef    
  3. Mohanty, B.K. and S.K. Patel, 2014. Area-delay-power efficient carry-select adder. IEEE T. Circuits-II, 61(6): 418-422.
  4. Parhami, B., 2010. Computer Arithmetic: Algorithms and Hardware Designs. 2nd Edn. Oxford University Press, New York, NY.
    PMCid:PMC3179287    
  5. Parhi, K.K., 1998. VLSI Digital Signal Processing. Wiley, New York, NY, USA.
  6. Pravin, J. and C. Palaniappan, 2013. An area and delay efficient CSLA architecture. IOSR J. Electron. Commun. Eng. (IOSR-JECE), 5(3): 20-25.
  7. Rajaram, S. and K. Vanithamani, 2011. Improvement of Wallace multipliers using parallel prefix adders. Proceeding of International Conference on Signal Processing, Communication, Computing and Networking Technologies (ICSCCN, 2011), pp: 781-784.
    CrossRef    
  8. Ramkumar, B., H.M. Kittur and P.M. Kannan, 2010. ASIC implementation of modified faster carry save adder. Eur. J. Sci. Res., 42(1): 53-58.
  9. Ramkumar, B. and H.M. Kittur, 2012. Low-power and area-efficient carry-select adder. IEEE T. VLSI Syst., 20(2): 371-375.
    CrossRef    
  10. Saxena, P., U. Purohit and P. Joshi, 2013. Analysis of low power, area-efficient and high speed fast adder. Int. J. Adv. Res. Comput. Commun. Eng., 2(9).
  11. Shanigarapu, L. and B.P. Shrivastava, 2013. Low-power and high speed carry select adder. Int. J. Sci. Res. Publ., 3(8).
  12. Shuchi, V. and K.V. Sampath, 2014. Design and analysis of low power, area-efficient carry select adder. Int. J. Eng. Res. Appl., 4(3): 53-55.
  13. Waters, R.S. and E.E. Swartzlander, 2010. A Reduced Complexity Wallace multiplier reduction. IEEE T. Comput., 59(8): 1134-1137.
    CrossRef    
  14. Wey, I.C., C.C. Ho, Y.S. Lin and C.C. Peng, 2012. An area-efficient carry select adder design by sharing the common Boolean logic term. Proceeding of the International MultiConference of Engineers and Computer Scientists (IMECS, 2012), pp: 1-4.

Competing interests

The authors have no competing interests.

Open Access Policy

This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Copyright

The authors have no competing interests.

ISSN (Online):  2040-7467
ISSN (Print):   2040-7459
Submit Manuscript
   Information
   Sales & Services
Home   |  Contact us   |  About us   |  Privacy Policy
Copyright © 2024. MAXWELL Scientific Publication Corp., All rights reserved