Abstract

Designing a compressor with the parameters such as power, delay and area are most considerable metric in VLSI design. Compression process plays a vital role in image processing and the main building block is the multiplier. Image conversion is done in MATLAB and the compression is done using VHDL in VLSI. Finally, the compression ratio is predicted using MATLAB. CPA (Carry Propagation Adder) and CSA (Carry Save Adder) occupies more chip area than other adders. To overwhelm the problem this study proposes a modified Square Root Carry Select Adder (SQRT CSLA) in Dadda multiplier used in compression system. The modified SQRT CSLA performs faster than other adders and power consumption is low. Compression techniques pay more attention in image processing. In this study 4-2 compressor is employed to reduce the complexity.

Keywords:

Dadda multiplier, image compression, modified Square Root Carry Select Adder (SQRT CSLA),

References

1. Chen, O.T.C., W. Sandy and W. Yi-Wen, 2003. Minimization of switching activities of partial products for designing low-power multipliers. IEEE T. VLSI Syst., 11(3).
   
2. Chen, O.T.C. and C. Chih-Chang, 2007. Automatically-determined region of interest in JPEG 2000. IEEE T. Multimedia, 9(7).
   
3. Chip-Hong, C., G. Jiangmin and Z. Mingyan, 2004. Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits. IEEE T. Circuits-I, 51(10).
   
4. Hsu, S.K., S.K. Mathew, M.A. Anders, B.R. Zeydel, V.G. Oklobdzija, R.K. Krishnamurthy and S.Y. Borkar, 2006. A 110 GOPS/W 16-bit multiplier and reconfigurable PLA loop in 90-nm CMOS. IEEE J. Solid-St. Circ., 41(1).
   
5. Momeni, A., J. Han, P. Montuschi and F. Lombardi, 2015. Design and analysis of approximate compressors for multiplication. IEEE T. Comput., 64(4): 984-994.
   CrossRef    
6. Pekmestzi, K.Z., 1999. Multiplexer-based array multipliers. IEEE T. Comput., 48(1).
   
7. Raouf, H. and S. Dietmar, 2000. Combining fractal image compression and vector quantization. IEEE T. Image Process., 9(2).
   CrossRef    PMid:18255387    
8. Siliveru, A. and M. Bharathi, 2013. Design of compressor based multiplier using degenerate pass transistor logic. Int. J. Eng. Trends Tech., 4(4).
   
9. Sumit, V. and D. Deepak 2010. Delay-power performance comparison of multipliers in VLSI circuit design. Int. J. Comput. Netw. Commun., 2(4).
   
10. Wei, Y., S. Fangting and J.E. Fritts, 2006. Efficient rate control for JPEG-2000. IEEE T. Circ. Syst. Vid., 16(5).
    

Competing interests

The authors have no competing interests.

Open Access Policy

This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Copyright

The authors have no competing interests.