Home            Contact us            FAQs
    
      Journal Home      |      Aim & Scope     |     Author(s) Information      |      Editorial Board      |      MSP Download Statistics

     Research Journal of Applied Sciences, Engineering and Technology

    Abstract
2015(Vol.10, Issue:7)
Article Information:

A Novel Less Area Computation Sharing High Speed Multiplier Architecture for FIR Filter Design

S. Umadevi, T. Vigneswaran, S. Kadam Vinay and V. Seerengasamy
Corresponding Author:  S. Umadevi 
Submitted: ‎February ‎22, ‎2015
Accepted: March ‎12, ‎2015
Published: July 10, 2015
Abstract:
High performance multiplier designs are the prime need of emerging digital filtering operations. This research study presents a novel architecture of reduced area computation sharing multiplier for Finite Impulse Response (FIR) filter. The same architecture is extended for the floating point applications. The chosen pre-computer alphabet set is the most prominent feature of this architecture. The proposed integer based Computation Sharing High speed Multiplier (CSHM) efficiently computes the vector scalar product based on the distributed arithmetic. The proposed CSHM (8*8) shows 29.81% of area and 46% of power optimization over existing CSHM style. The experimental results for Look up Table (LUT) based implementation shows 57% improvement than the LUT required to implement a existing 8*8 CSHM based FIR filter. The proposed design style is also extended for Floating Point (FP) multiplication. The 4 tap Floating Point Finite Impulse Response (FP FIR) filter is designed in Xilinx environment (No. of LUT’s 5919) and TSMC 180 nm technology (power 29.5 mW and area 212636.79 um2) using proposed CSHM. The performance results get improves in terms of power and area over conventional design style.

Key words:  Computation Sharing High speed Multiplier (CSHM), Finite Impulse Response (FIR), Floating Point Finite Impulse Response (FP FIR), Look up Table (LUT), , ,
Abstract PDF HTML
Cite this Reference:
S. Umadevi, T. Vigneswaran, S. Kadam Vinay and V. Seerengasamy, . A Novel Less Area Computation Sharing High Speed Multiplier Architecture for FIR Filter Design. Research Journal of Applied Sciences, Engineering and Technology, (7): 816-823.
ISSN (Online):  2040-7467
ISSN (Print):   2040-7459
Submit Manuscript
   Information
   Sales & Services
Home   |  Contact us   |  About us   |  Privacy Policy
Copyright © 2024. MAXWELL Scientific Publication Corp., All rights reserved