|
Abstract
|
Article Information:
An Effective Bidirectional Network on Chip with Pipelining and Self Reconfigurable Channel
A. Rajalingam and Bechtel Brabi
Corresponding Author: A. Rajalingam
Submitted: December 18, 2013
Accepted: January 20, 2014
Published: June 10, 2014 |
Abstract:
|
The Bidirectional Network on Chip (Bi-NoC) architecture is more efficient than the conventional architecture because in conventional architecture the unidirectional flow is used where as in Bi-NoC the two way data flow can be performed. The XY routing algorithm is used to perform the architecture. The Bi-NoC architecture allows each channel to transmit in all direction and increases the bandwidth, reduces the access latency and reduces power consumption. The pipelining architecture is used in this study instead of parallel architecture because this performs the reduction in size of the architecture with better result. Also it produces better transmission in the router with reduced traffic and also has less amount of access latency which enhances the performance through better resource utilization. In this proposed method the number of flip flops reduced by 35.9% and the access latency is reduced by 18.9% when compared to existing method.
Key words: Channel allocator, masked and unmasked arbiter, pipelining, virtual channel, , ,
|
|
Abstract
|
PDF
|
HTML |
|
Cite this Reference:
A. Rajalingam and Bechtel Brabi, . An Effective Bidirectional Network on Chip with Pipelining and Self Reconfigurable Channel. Research Journal of Applied Sciences, Engineering and Technology, (22): 4714-4719.
|
|
|
|
 |
ISSN (Online): 2040-7467
ISSN (Print): 2040-7459 |
 |
| Information |
|
|
|
|
| Sales & Services |
|
|
|
|
