|
Abstract
|
Article Information:
Designs of 2P-2P2N Energy Recovery Logic Circuits
Jianping Hu and Binbin Liu
Corresponding Author: Jianping Hu
Submitted: July 31, 2012
Accepted: September 17, 2012
Published: May 20, 2013 |
Abstract:
|
In this study, we propose a P-type energy recovery logic named as 2P-2P2N to reduce the leakage dissipations in nanometer CMOS processes with gate oxide materials. A combinational circuit 4-bit carry look-ahead adder and a sequential circuit D flip-flop are realized. Near threshold techniques are used to reduce their power dissipations. All the circuits are simulated by HSPICE using 65 nm PTM technology. The results show that the 2P-2P2N circuits adopting near threshold techniques consume about 82.9-88.4% less power than conventional static CMOS logic and about 45.6-53.2% less power than 2N-2N2P adiabatic logic.
Key words: 2P-2P2N, adiabatic circuits, leakage power, low power, near-threshold techniques, ,
|
|
Abstract
|
PDF
|
HTML |
|
Cite this Reference:
Jianping Hu and Binbin Liu, . Designs of 2P-2P2N Energy Recovery Logic Circuits. Research Journal of Applied Sciences, Engineering and Technology, (21): 4977-4982.
|
|
|
|
 |
ISSN (Online): 2040-7467
ISSN (Print): 2040-7459 |
 |
| Information |
|
|
|
|
| Sales & Services |
|
|
|
|
